Digital Fractional Frequency Synthesizer Based on Counters

نویسنده

  • Milan STORK
چکیده

This paper describes the architecture of a new pure digital frequency synthesizer based on pulse generators, counters and a register. The technique described here is much simpler than other methods. The synthesizer presented is suitable for the design of VLSI architectures or for programmable large-scale integration circuits.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A New Architecture of Digital Frequency Synthesizer

Frequency synthesis has many applications in today’s commercial electronic and telecommunications system design. Some techniques exist which can be used to generate a frequency that is an integer or fractional multiple of a reference frequency. This paper describes architecture a new pure digital frequency synthesizer based on generators, counters and a register. The technique described here is...

متن کامل

Fractional Frequency Synthesizers Based on Flying Adder Principle Description and Simulations Results

Frequency synthesis is one of the most important and most actively researched subjects in the field of VLSI mixed-signal circuit design. Among the existing techniques in this area, phase locked loop fractional architecture is a widely used one for generating frequencies which are not integer multiple of the input reference frequency. Flying-Adder architecture is an emerging technique which is b...

متن کامل

An all - digital - - frequency discriminator of arbitrary order

In this paper, we propose an all-digital frequency output of the synthesizer. High reference frequency (REF) is synthesizer architecture, based on an all-digital XA-frequency used to push the spurs far from the carrier. The need for high discriminator. The new all-digital synthesizer is compared to sampling frequency, in addition to the resolution being previously published work. The architectu...

متن کامل

Digital High Order Multiplier-free Delta Sigma Modulator for Multistandard Fractional-N Frequency Synthesizer

This paper proposes a new stable design strategy for 1bit high order digital ∆Σ modulator for multistandard fractionalN frequency synthesizer. The proposed digital ∆Σ modulator presents simplicity, low power consumption and controls a dualmodulus divider instead of multi-modulus one as in existing ∆Σ fractional-N frequency synthesizer. Simulation results illustrate the ∆Σ modulator good perform...

متن کامل

Design and Simulation of a Modified 32-bit ROM-based Direct Digital Frequency Synthesizer on FPGA

This paper presents a modified 32-bit ROM-based Direct Digital Frequency Synthesizer (DDFS). Maximum output frequency of the DDFS is limited by the structure of the accumulator used in the DDFS architecture. The hierarchical pipeline accumulator (HPA) presented in this paper has less propagation delay time rather than the conventional structures. Therefore, it results in both higher maximum ope...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2006